### 母日本国特許庁(JP)

### D 特許出頭公開

### 砂公開特許公報(A)

昭64-29951

@Int.CI.4

出別記号

庁内整理番号

母公開 昭和64年(1989)1月31日

G 06 F 12/00

303

P-8841-5B

審査請求 未請求 発明の数 1 (全5頁)

母発明の名称

記憶システム

创特 夏 四62-185253

多加史

の出 顧 昭62(1987)7月24日

神奈川県寮野市堀山下1番地 株式会社日立製作所神奈川

工場内

抹式会社日立製作所

東京都千代田区神田駁河台4丁目6番地

の代 理 人 弁理士 鈴 木

1. 現明の名称

記住システム

- 2. 13 存成来の質量
- (1) 主記世襲戦と禁主記位監督のアクセス制御を 行う記憶制御装置とからなる記憶システムにお いて、前記主記位装置と記憶制御装置に共通の クロック城を設けると共に、前辺主記憶器団は、 3. 全記位装配内のメモリボ子の動作符位を示す 情報を構動する手段と、前記クロック量を使用 してメモリ妻子の制御信号、戴客をデータのセ ットはサマを生成する手数と、これらのは今を 前記情報に基いて可愛とする手段を唱えている ことを特徴とする記憶システム。
- 3. 免別の詳細な説明

(及業上の利用分野)

半発明は土瓜は質賞とそのアクセス質和を行う 記憶朝鮮新聞よりなる記憶システムに係り、特に、 高速アクセス制御を容易にし、しかも必須姿態や メモリ素子の変数に対して素軟性を与えるのに好

逆な記憶システムに関する。

従来の電子計算機においては、例えば特別昭5 7-101857号公舗の記載のように、主意性 装葉は、は主記な装定(以下MSとのす)を制御 する記憶的模装置(以下SCUと考す)あるいは SCUより中台やデータを受取って実行する中心 プロセッサ(以下IPと考す)で世界するクロッ クに対し、独立のクロックを保持していた。これ は、MSのクロックは、MSで使用するRAM等 の記憶者子の動作仕様によって決定されることに

SCUとMS間のインタフェースの妨害では、 SCUがMSに対して配換信号とアクセスの種類 を示した何号を選出し、MSTの処理が終了する と、MSはSCUに対して来了視告を行っている。 他には、SCUがMSの島港の時間を電を行う方 弦がある。これは、SCUがMSに対し起動は号 を送出した後、アクセスの発盤により、中間反送 をSCUでカウントし、一定時間が純過すると、

w

SCUからMIC対して、データ選出年の指示を するほぞを選出して、智慧する方性である。

一方、SCU、1Pの処理途底、つまりマシン サイクルを可能にしたり、あるいは負存仕機の異なるMSを搭配したりすることがある。この時、上記、SCUがMSを管理する方法を取る場合、 時間搭定情報をSCU内に保持し、SCUとMS のインタフェースを可愛として対策する方法がが 考えられている。

### 【免収が解決しようとする問題点】

最近、連結してデータの放出し、容込みを高速に行うことが可能なメモリ番子が開発されている(例えば、ニブルモードとか高速ページモード)。また、公理で世界されるデバイス技術の遺歩により、より高速にMSをアクセスする技術が思まれている。 しかしながら、上記使来技術のように、SCUとMSにおいて到々のクロックを存えている。上記高速メモリ獅子を使用して高速にアクセスしようとしても、SCUとMSが非問題のため、例如が回復であるという問題があった。

. . .

クルピッテで行うことが可報となり、帯込みの場合は、SCU内のラッチからMSのラッチへデーリを付サイクルピッチで造出し、これをメモリ男子へ寄込むことが可能となる。さらに、上記信号を被々の位相、サイクル数で送出てきるようにより、マシンサイクル、あるいはメモリスチの動作仕様に対合した付号を選択でき、使用するメモリ素子に素軟性を与えることが可能となる。

### (灰炭၅)

以下、本見引の一変難例について屈屈により説 切する。

取1月は本発明の一変範例のブロック間を示す。 1は合金プロセッサ(IP)、2は入出力プロセッサ(IOP)、3はSCU、4はMS、5は1 P1、10P2、SCU3、MS4ヘタイミング はサを達出するクロック似である。

1 0 吐 I P l からのリクエストを受けるリクエストスタック(I P R Q)、1 1 吐 I O P 2 からのリクエストスタック(I O

本見別の目的は、京選にメモリをアクセスする ことが可能で、さらに、マシンヤイクルの反動、 あるいは効例化質の異なるメモリ型子の認道に対 して最軟性がある記憶システムを提供することに ある。

### 【内耳点をが吹するための手数】

上記目的は、SCUとMSのクロックを共通化し、MSのメモリ番子を何仰するピサ、あるいは、データをセットする哲学等を上記クロックを使用して生成するとゝもに、上記名引サをマンンサイクルあるいはメモリ妻子の動作代格を示す情報により可変とする手段をMS内に対けることにより逃成される。

### (作用)

MS内のメモリ妻子の別仰がサ、データのセット信号等を、SCUと同じクロックを使加して、生成することにより、SCUとの问題化四路が不受になる。従って、終出しの場合は、メモリ妻子からデータが出力され、これを以S内ラッチにセットし、SCU内ラッチへ送出する動作を保守ィ

PRQ)、12は1P1からのストアデータを受取るデータラッチ(IPSD)、13は10Pからのストアデータを受取るデータラッチ(IOPSD)である。14はMS4から放出したデータをラッチし、1P1あるいはIOP2へ送出するデータラッチ(SFD)である。15はMS4へストアデータを送出するためのストアデータラッチ(SSD)、16はMS4へSCU3のリクエストを送出するためのラッチ(SRQ)である。50はSCU3を制御するSCUコントロールユニット(SCR)である。

20はSRQ16から进られたリクエストをMS4で受取るラッチ(MRQ)、21はSSD15から送られたストアデータをMS4で受取るストアデータをMS4で受取るストアデータラッチ21(MSD)である。22~25は散送するメモリ系子の集合体にキャロ入られたストアデータラッチ(SDRO~3)、26~29は同じくフェッチデータラッチ(FDRO~3)である。30はSCU4ヘフェッチデータを設出するためのラッチ(MPD)である。40

リ. カウンタ300のあ に入力される。これ カは、デコーダ301でデコードをれ、CO~C 3(306~309)の忌す婚難により、セレタ \$314でセレクトされる。何えばC0= \*1\* ておれば、0サイクル目にセレクタコ14から "1" が出力をれ、C1= "1" であんば、1+ イクルのにセレクタ 3 1 4 から \* 1 \* が出力さん る。セレクタ314の出力は、T0位指のFF3 02に入力されると同時に、SRFF318をリ セットする。これにより、カウンタ300は、カ ウントアップを止める。T0~T3(310~3 13)の示す情報により、どの位権で出力するか をセレクタろ15でセレクトする。この哲学を共 OTゲート317で食袋場にする。これは一般に RAS、CASは、食品量でメモリ妻子に与える neathe. Casresetatesrff 319に入力されると、SRPF319の出力は "0"となり、デコーダ301のイネーブル入力 は"0"となり、デコーダ301の出力は全て \*O\*となるため、CASの出力も \*O\*となる。

- 11 -

以上説明したように、本発明によれば、SCUとMSで、同じクロックを使用したことにより、SCUとMS間で問題合せが必要なくなり、高速なメモリボテを使用した時でも制御が簡単になり、MSを指述にアクセスすることが可能となる。また、MSにメモリボテの割餌信号等を任意のサイクル改、位相で選出できる手段を備えることにより、マンンサイクルの変動や、異なった合作仕様のメモリ原子の接続に対して最低性を与える効果がある。

### 4.図画の簡単な説明

近1 節は本税別の一実施制のプロック団、第2 団は第1 間の動作を説明するタイムチャート、第3 団は第1 団のMSコントローラ内で実施をれる 四路の具体的構成域、第4 種は第3 間の圏路を使 用して異なるマシンサイクルのメモリ系子に否合 した時のタイムテャートである。

1 …今年プロセッサ (IP)。 2 …入志力プロセッサ (IOP)。 3 … 2位制毎級反 (SCU)。 このようにして、 一夕を代意のサイクル登、任 章の依頼で、出力することができる。

節4頃はマンンサイクルが異なるSCUに向じ 為你住在のメモリ妻子を使続する時、怒る目で示 す四時間成を利用してCAS留守を生成するな会 のタイムティートを示したものである。気を旨で 400, 402 HRAS. 401, 403 HCA Sを示しており、怠も難(b)のマシンサイクル は、 彩4質(4) の2百としている。 一般に 又入 S#6CASOF4V-94ATRCDE, se リの恐作仕者として定められてむり、従ってマン ンサイクルが更動しても、TRCは何じ気にしな ければならない。 舞4 屋 (a) では、 CAS 選挙 401 E. 第5回のCS (309) = \*1\*、T 0310= "1" にすることにより、図の通りの タイムテャートとなり、気4貫(b)では、CA SC#403 ESSMOC1 (307) = \*1\*. T2(312)="1"と叔定することにより、 質の通りのタイムチャートが持られる。 (発明の効果)


- 12 -

4 …主記憶段度(MS)、 5 …クロック製、 5 0 … S C U コントロールユニット、 5 1 … M S コントロールユニット。

代理人非理士 龄 水








# 4 D

第 3 図





# (19) Japanese Patent Office (JP)

# (12) Official Gazette for Kokai Patent Applications (A)

# (11) Japanese Patent Application Kokai Publication No. S64-29951

(51) Int. Cl. 4

Identification Symbol

JPO File Number

G 06 F 12/00

303

P-8841-5B

(43) Kokai Publication Date:

January 31, 1989

Request for Examination: Not Submitted

Number of Inventions: 1

(Total of 5 pages in the original Japanese)

(54) Title of the Invention:

Storage system

(21) Patent Application Filing Number:

S62-185253

(22) Patent Application Filing Date:

July 24, 1987

(72) Inventor:

Takashi Kumagai

c/o Hitachi, Ltd.

Kanagawa Plant

1 Horiyamashita, Hadano City, Kanagawa

(71) Applicant:

Hitachi, Ltd.

4-6 Kanda Surugadai, Chiyoda-ku, Tokyo

(74) Agent:

Makoto Suzuki, Patent Attorney

### Specification

# 1. Title of the Invention Storage System

### 2. Claims

(1) In a storage system consisting of a main storage unit and a storage control unit that carries out the access control of said main storage unit, a storage system characterized by the fact that a clock source common to the main storage unit and the storage control unit mentioned above is provided, and, in addition, the above-mentioned main storage unit is provided with a means that stores the information that shows the operation characteristics of a memory device inside of said main storage unit, and a means that generates a memory device control signal that uses the above-mentioned clock source, a read/write data set signal, and the like, and a means that regards these signals based on the above-mentioned information as varying.

## 3. Detailed Description of the Invention

### (Field of Industrial Application)

The present invention is related to a storage system formed from a main storage unit and a storage control unit that carries out its access control and, particularly, is related to a storage system that makes high speed access control easy and, moreover, is suitable for affording flexibility with respect to the fluctuations of a processing unit and memory device.

### (Prior Art)

In former computers, for example, as described in Kokai No. S57-101957, the main storage unit maintained independent clocks, with respect to the clocks used by the storage control unit (hereafter referred to as the SCU) that controls said main storage unit (hereafter referred to as the MS) or the instruction processor (hereafter referred to as the IP) that receives data and instructions from said SCU and executes. As for this, the MS clock is determined by the operation specifications of the storage device of the RAM, and the like, used by the MS.

In the control of the interface between the SCU and the MS, the SCU sends to the MS the activation signal and the signal that indicates the type of access, and when the processing by the MS is completed, the MS carries out a completion report with respect to the SCU. In addition to this, the SCU has a method for carrying out the time management of the processing of the MS. This is a control method that, after the SCU has sent an activation signal to the MS, counts the passage of time by the SCU, based on the type of access, and, when a set time has elapsed, sends from the SCU to the MS a signal that directs data sending, and the like.

On the other hand, sometimes the processing speed, that is, the machine cycles, of the SCU and the IP is made variable, or an MS with different operation specifications is connected. At this time, the above-mentioned, when the SCU adopts a method that

controls the MS, holds in the SCU the time specification information and a method, and the like, that handles the interface of the SCU and the MS as variable can be thought of.

### (Problem the Invention is to Solve)

Recently, memory devices that can carry out the reading and writing of linked data at a high speed are being developed (for example, the nibble mode and the high-speed page mode). Furthermore, due to the advance of device technology used by logic, technology that accesses the MS at a still higher speed is desirable. However, as in the abovementioned prior art, when separate clocks were provided in the SCU and the MS, there was the problem that even when access at a high speed is attempted using the abovementioned high-speed memory device, because the SCU and the MS are unsynchronized, control is difficult.

The purpose of the present invention is to offer a storage system that makes possible accessing memory at a high speed, and, moreover, that has flexibility with respect to the fluctuation of machine cycles, or the connection of memory devices with different operation specifications.

## (Means for Solving the Problem)

The above-mentioned purpose is achieved due to the fact that the clocks of the SCU and the MS are made to be in common, and the above-mentioned clocks are used and generate the signal that controls the memory device of the MS, or the signal that sets the data, and the like, and, in addition, a means that makes each of the above-mentioned signals variable by means of machine cycles or information that sets forth the operation specification of the memory device is provided within the MS.

### (Operation)

A circuit that synchronizes with the SCU becomes unnecessary due to the fact that the same clock as that of the SCU is used and generates the control signal of the memory device within the MS and the signal that sets the data, and the like. Consequently, in the case of reading, data is sent from the memory device, and this is set to a latch within the MS, and carrying out with every cycle pitch the operation that sends to a latch within the SCU becomes possible, and in the case of writing, from a latch within the SCU data is sent with every cycle pitch to a latch of the MS, and writing this to the memory device becomes possible. Furthermore, due to the fact of being made so that the abovementioned signals can be sent in various phases and cycles, a signal adjusted to the machine cycles or the operation specifications of a memory device can be selected, and affording flexibility to the memory device used becomes possible.

### (Embodiment)

Below one embodiment of the present invention is explained based on the drawings.

FIG. 1 shows a block diagram of one embodiment of the present invention. 1 is the instruction processor (IP). 2 is the input/output processor (IOP). 3 is the SCU. 4 is the MS. 5 is the clock source that sends timing signals to the IP 1, the IOP 2, the SCU 3 and the MS 4.

10 is the request stack (IPRQ) that receives a request from the IP 1. 11 is the request stack (IOPRQ) that receives a request from the IOP 2. 12 is the data latch (IPSD) that receives storage data from the IP 1. 13 is the data latch (IOPSD) that receives storage data from the IOP. 14 is the data latch (SFD) that latches the data read from the MS 4 and sends to the IP 1 or the IOP 2. 15 is the storage data latch (SSD) for sending storage data to the MS 4. 16 is the latch (SRQ) for sending the requests of the SCU 3 to the MS 4. 50 is the SCU control unit (SCR) that controls the SCU 3.

20 is the latch (MRQ) that receives at the MS 4 the requests sent from the SRQ 16. 21 is the storage data latch (MSD) that receives at the MS 4 the storage data sent from the SSD 15.  $22 \sim 25$  are the storage data latches (SDR  $0 \sim 3$ ) respectively provided to the array of memory devices described later.  $26 \sim 29$ , similarly, are the fetch data latches (FDR  $0 \sim 3$ ). 30 is the latch (MFD) for sending fetch data to the SCU 4.  $40 \sim 43$  is an array (RAM  $0 \sim 3$ ) of memory devices that has arranged the memory devices so as to have the same bit width as the respective latches of SDR  $0 \sim 3$  ( $22 \sim 24$ ) and FDR  $0 \sim 3$  ( $26 \sim 29$ ). 51 is the MS control unit (MCR) that controls the MS.  $60 \sim 63$  are the set signals that set, respectively, SDR  $0 \sim 3$  ( $26 \sim 29$ ). 66 is the signal that controls RAM  $0 \sim 3$ . 65 is the signal that sets FDR  $0 \sim 3$  ( $26 \sim 29$ ). 66 is the select signal for which data to select of the latches of FDR  $0 \sim 3$  ( $26 \sim 29$ ).

The SCU 3 and the MS 4 use the same clock source 5. Signals 60 ~ 63 as well as 65 that set each latch within the MS 4, signal 64 that controls RAM 0 ~ 3, and control signal 66 within the MS 4 all use this clock source 5 and are generated. Consequently, a circuit to carry out synchronization of the SCU 3 and the MS 4 is not necessary at all.

Next, the operation of FIG. 1 is explained with reference to the time chart of FIG. 2. The time chart of FIG. 2 shows the case of the read operation. In FIG. 2, 200 and 201 are included in the control signal 64 of FIG. 1, and show RAS, CAS. The present time chart shows the operation of the generally known nibble mode. That is, when an address is once given to memory by RAS 200 and CAS 201, after that, simply by the toggling of  $\overline{CAS}$  201, the data of consecutive addresses can be accessed at a high speed. 202 shows the data output of the RAM 0 ~ 3 (40 ~ 43) of FIG. 1. 203 ~ 206 show the state of the FDR 0 ~ 3 (26 ~ 29) of FIG. 1. Similarly, 207 shows the MFD 30 of FIG. 1, and 208 shows the state of the SFD 14.

The SCU 3 stacks requests from the IP 1 and the IOP 2 in the IPRQ 10 and the IOPRQ 11. The priorities of these requests are taken by the SCR 50, one request is selected and set in the SRQ 16, and sent to the MS 4 side. The MS 4, when a request from the SCU 3 is received by the MRQ 20, by means of the MCR 51, generates a control signal 64 in response to the request. In the example of FIG. 2, RAS 200, CAS 201 are generated as in the drawing. When the RAM  $0 \sim 3$  ( $40 \sim 43$ ) is accessed at the same time and the data is output (202), by means of the set signal 65, data simultaneously read is set ( $203 \sim 206$ ) to the FDR  $0 \sim 3$  ( $26 \sim 29$ ). Next, data is transferred (207) by one machine cycle pitch to MFD 30 by means of the select signal 66. When all the data in the latches of FDR  $0 \sim 3$  ( $26 \sim 29$ ) have been transferred to the MFD 30, by means of the CAS signal 2201 [sic.], the data of consecutive addresses is read, and again set to FDR  $0 \sim 3$  ( $26 \sim 29$ ). Done in this way, reading consecutive data at a high speed by 1 machine cycle

pitch is possible. The data of the MFD 30, similarly, is transferred (208) to the SFD 14F of the SCU 3 by 1 machine cycle pitch.

FIG. 3 shows the detailed constitution of one part inside the MCR 51 of FIG. 1. 300 is a 2 bit counter. 301 is a decoder. 302 is a flip-flop (FF) that sends a signal by the timing of T 0. Similarly,  $303 \sim 305$  are the FF of the timing of T 1  $\sim$  T 3, respectively.  $306 \sim 309$  are latches (C 0  $\sim$  C 3) that store the information that shows the number of cycles.  $310 \sim 313$  are latches (T 0  $\sim$  T 3) that store the information that shows the phase of the clock. 314, 315 are selectors. 316 is an AND gate. 317 is a NOT gate.  $318 \sim 319$  are FF of a set-reset type (SR).

This place is regarded as that which generates the signal of CAS 201 of FIG. 2. When the CASSET signal is input to SRFF 318 and 319, SRFF 318 and 319 are set to "1" and the CASSET signal simultaneously resets the counter 300. When SRFF 318 is set to "1", this output is input to the AND gate 316, and with the next T 0 timing, is input to the T input of counter 300, and +1 is counted up. At the same time, the output of SRFF 319 is input to the enable input of the decoder 301. By means of this, the output of the counter 300 is decoded by the decoder 301, and selected by the selector 314 based on the information shown by C  $0 \cdot C = 3 \cdot (306 - 309)$ . For example, if it is C 0 = 11, "1" is output from the selector 314 in the 0 cycle, and, if C 1 = "1", "1" is output from the selector 314 in the first cycle. The output of selector 314, at the same time as being input to the FF 302 of the T 0 phase, resets the SRFF 318. By means of this, the counter 300 stops counting up. Based on the information shown by T 0 ~ T 3 (310 ~ 313), which phase to output at is selected by the selector 315. This signal is made negative logic by the NOT gate 317. This, generally, is because RAS, CAS are given to a memory device by negative logic. When the CASRESET signal is input to the SRFF 319, because the output of the SRFF 319 becomes "0", and the enable input of the decoder 301 becomes "0", and the output of the decoder 301 all becomes "0", the output of  $\overline{CAS}$  also becomes "0".

Done in this way, a signal can be output at any number of cycles and any phase.

FIG. 4 shows the time chart when the CAS signal is generated using the circuit configuration shown by FIG. 3, when memory devices with the same operation specifications are connected to SCU with different machine cycles. In FIG. 4, 400 and 402 show the RAS, and 401 and 403 show the CAS, and the machine cycles of FIG. 4 (b) are regarded as double those of FIG. 4 (a). Generally, the delay time TRCD of the CAS from the RAS is provided as the operation specification of the memory, consequently, even if the machine cycles fluctuate, the TRC must be made the same value. In FIG. 4 (a), by making the CAS signal 401 the C 3 (309) = "1" and the T 0 310 = "1" of FIG. 3, the time chart as in the drawing is formed, and in FIG. 4 (b), by setting the CAS signal 403 to the C 1 (307) = "1" and the T 2 (312) = "1" of FIG. 3, a timing chart as in the drawing can be obtained.

### (Effect of the Invention)

As explained above, according to the present invention, due to the fact that the same clock is used by the SCU and the MS aligning the synchronicity between of the SCU and

the MS becomes unnecessary, and control becomes simple even when a high speed memory device is used, and accessing the MS at a high speed becomes possible. Furthermore, there is the effect that, due to the fact that a means that can output to the MS a control signal, and the like, of a memory device at any number of cycles and phase, flexibility is given with respect to the fluctuations of the machine cycle and the connection of a memory device with a different operation specification.

# 4. Brief Description of the Drawings

FIG. 1 is a block diagram of one embodiment of the present invention. FIG. 2 is a time chart that explains the operation of FIG. 1. FIG. 3 is a diagram of a specific constitution of the circuit implemented within the MS controller of FIG. 1. FIG. 4 is a time chart of the time when the circuit of FIG. 3 is used and a memory device of different machine cycles has been adapted to.

- 1 Instruction processor (IP)
- 2 Input/Output processor (IOP)
- 3 Storage control unit (SCU)
- 4 Main storage unit (MS)
- 5 Clock source
- 50 SCU control unit
- 51 MS control unit

Agent Makoto Suzuki, Patent Attorney [seal]

FIG. 1

5 clock source

FIG. 2

202 data data data data

FIG. 3

FIG. 4